In the subJOnm scale, aggressive scaling of symmetric and asymmetric DG-MOSFET designs MOSFETs are expected to stop at dual-gate (DG) [8,9]. Asymmetric DG-MOSFET, which has a single architectures on SO1 substrates [I-31. So far the electron channel with a larger peak density (FIG.2) has design efforts on these novel structures have been shown to be a good competitor to the symmetric concentrated on the digital performance. However, one [8]. In this work, we show that these devices are beyond the traditional digital circuit building blocks, superior to symmetric ones also in terms of linearity. sub-SOnm MOSFETs will be strong contenders also We also show that the DG-MOSFET linearity may be for analogue RF applications in lucrative wireless optimized by use of non-uniform doping techniques, communications market. This is guided by the fact including low-high and delta-doping profiles. that peak CMOS cutoff frequencies are now in
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In our analysis, DC transfer characteristics similar excess of 100 GHz, doubling every three years [4] . to those in FIG.3 are used to obtain transconductance Hence it is imperative to analyze the potential of (gm) and its second derivative, by using high order DG-MOSFETs also for analogue applications.
polynomial fits (>7'-degree) to simulated data (FIG.4) . Linearity is an essential requirement in These results are in tum employed in the calculation of integrated CMOS F W systems, ensuring that high signal power PIP, (FIGS) [5] . A comparison of the order harmonics and inter-modulation terms are linearity figures of DG-MOSFETs indicates that negligible at the output. Although there are system asymmetric device consistently outperforms the level techniques to improve linearity, they all require symmetric counterpart. Uniform channel doping complex circuitry [SI. A transistor-level linearization improves the linearity figures for both cases. We is more appropriate for the power amplifiers in the observe (see FIG.6 ) that a step (low-high) profile portable systems. To date, there is no report on the dramatically improves the linearity of the asymmetric linearity figures of DG-MOSFETs or on how it is design, while its impact on symmetric device is less affected by the choice of design parameters. In this pronounced. The improvement for the asymmetric work, we cany out such a study for the first time and device with an optimum doping profile may reach as investigate the linearity of DG-MOSFETs using much as -10 dBm, which is quite appreciable. accurate 2-D device simulations.
Moreover, this figure is even larger, if compared Contrary to digital applications, drain saturation against the undoped device. plotted. Note that asymmetric device has a single channel. We use 7" order polynomials to differentiate Id-V, data. Doping Dose (IO" cm") FIGURE 6: Summary of linearity performance of DGMOSFETs at the vicinity of maximum transconductance point. Asymmetric device is superior and easier to optimize using low-hi h doping profiles or &doping. In both cases, a dose of -10' cm improves linearity as much as IOdBm.
